Abstract -This paper presents a unique PWM switching pattern and a novel power factor control scheme for high power GTO ac/dc converters. This switching pattern has a switching frequency of 360Hz, which is the lowest possible frequency to achieve 5th and 7th harmonic elimination and an adjustable dc output current simultaneously. Using both feedback and feedforward control techniques, the proposed power factor control scheme can keep the converter input power factor at unity or a maximum achievable value. Simulation and experimental results are given to confirm the proposed PWM pattern and power factor control scheme.
I. Introduction
shows a simplified circuit diagram of a GTO ac/dc current source converter (CSC) which can be used to replace SCR rectifier in high power ( up to 10,000hp) induction motor drives. In order to reduce GTO and snubber loss, which accounts for approximately 80% of total loss in a drive system without power transformers, the switching frequency of the converter must be minimized[ 1-21. In the literature, the lowest switching frequency for 5th and 7th harmonic elimination used in current source converters is 420Hz[31.
A novel P W M switching pattern with a singlebypass pulse for high power current source converter is proposed. Using this switching pattern together with a power factor control scheme discussed in this paper, the current source converter has the following features:
The switching frequency is only 360Hz, which is the lowest possible switching frequency to eliminate 5th and 7th harmonics and at the same time to provide an adjustable dc output current; Input power factor of the converter can be kept at unity or a maximum possible value; and The line current is nearly sinusoidal. 
I1 Switching Pattern
Two proposed PWM gating patterns are illustrated in Figure 2 , where g , to g, are gating signals and I, is converter input current. Both switching patterns use only five pules to eliminate 5th and 7th harmonics and one bypass pulse, defined by 0 11 and e,,, to obtain an adjustable dc current. Therefore, the switching frequency of the converter is only 360Hz, which is the lowest possible one to achieve the above purpose.
It can be seeln from the current waveform I, that pattern A can be applied when modulation index M, is high, which is defined as where A, is the amplitude of fundamental component in I , and Idc is the dc current of the converter. When the modulation index is low, Pattern B is suitable, since the converter bypasses the dc current three times per cycle to reduce the fundamental component A,. Of these three bypasses, only one is produced by the bypass pulse, and the other two are achieved by overlapping gating signals ( see shaded pulses in Fig. 2.b ). This is a unique arrangement which minimizes the number of bypass pulses. As a results, a minimum switching frequency of 360Hz is obtained. For other switching patterns proposed in [3] , two bypass pulses were used to achieve the same objective. 
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To eliminate 5th and 7th harmonics, two equations can be obtained by setting A, and A, to be zero. A third equation is required to obtain a desired modulation index. For a given M,, an equation can be obtained by setting
Thus, three independent variables a,, a, and aj are obtained by solving three nonlinear equations simultaneously. Figure 4 shows the switching angles versus modulation index M d' It should be noted that the transition from pattern A to B is smooth. Also, the switching angle 8 becomes negative and e,, is larger than 180" when the modulation index M, is lower than 0.826 at which the transition between Patterns A and B takes place. The harmonic contents in the converter input current I , are evaluated and shown in Fig 5 , where it is indicated that the 5th and 7th harmonic components are eliminated. Figure 6 shows a phasor diagram of a current source converter. The input power factor can be controlled by introducing a delay angle between the converter input current I, and voltage Vc [4] . When a unity power factor is achievable, the delay angle for obtaining a unity power factor can be calculated by However, a unity power factor is not always achievable for the high power CSC because of the line filter capacitor C, which is in a range of 0.4 to 0.7 per unit for a converter with a switching frequency of 360Hz. For example, under light load conditions, the converter input current I, is low, and its lagging component produced by delay angle a cannot compensate the leading capacitor current Zc( typically, 2,=0.4-0.7 per unit ). Under this operating condition, Eq. (5) is not valid. Unity power factor cannot be achieved either when a high dc voltage is required. Since the dc voltage is given by v,, = $i T3 Md vL-L cosa both modulation index M, and cosa should be close to their maximum value to provide required dc voltage. There is no room available for a to be adjusted for unity power factor control.
Power Factor Control
To overcome the problems mentioned above, a novel power factor control scheme for the high power GTO ac/dc current source converter is proposed and illustrated in Fig. 7 . Using both feedforward and feedback control techniques, the proposed scheme guarantees that the input power factor of the converter can be kept at its maximum possible value. When the converter operates under certain operating conditions where a unity power factor is achievable, this conitrol scheme will automatically adjust delay angle a and modlulation index Md such that Eq. (5) will be satisfied. On the other hand, if a unity power Tactor is not achievable, the modulation index M, will be saturated and delay angle a will be adjusted by the PI controller to produce a highest achievable power factor.
Another feature of this scheme is parameter insensitive, that is, variations in the line and load impedance or changes in the filter capacitor size will not affect the process of tracking the maximum input power factor. No parameters in the control scheme should be adjusted to accommodate such variations or changes. increased to 1.25 per unit to keep the dc voltage at 0.5 per unit. At t = 2.0 second when the system reaches a new steady state, the modulation index M, is saturated and the delay angle a is 62.99' at which a maximum possible power factor is obtained. In this case, the phase angle between V, and I, is 60.48O as indicated in Fig. 9 (f) and (g), and the power factor reaches a value of 0.49.
V Conclusions
A unique PWM switching pattern and a novel power factor control scheme for high power GTO ac/dc converters are proposed in this paper. This switching pattern has a switching frequency of 360Hz, which is the lowest possible frequency to achieve 5th and 7th harmonic elimination and an adjustable dc output current simultaneously. The proposed power factor control scheme using both feedback and feedforward control techniques can keep the converter input power factor at unity or a maximum achievable value. The proposed PWM pattern and power factor control scheme are verified by simulation and experiment.
